TMCnet News
Global Fully Depleted Silicon-on-insulator (FD-SOI) Technology Market to Grow at a CAGR of 43.3% by 2021: Challenges Associated with 10-nm FD-SOI Design Limit GrowthDUBLIN, August 15, 2017 /PRNewswire/ -- The "Global Fully Depleted Silicon-on-insulator (FD-SOI) Technology Market 2017-2021" report has been added to Research and Markets' offering. The global fully depleted silicon-on-insulator (FD-SOI) technology market to grow at a CAGR of 43.37% during the period 2017-2021. The report, Global Fully Depleted Silicon-on-insulator (FD-SOI) Technology Market 2017-2021, has been prepared based on an in-depth market analysis with inputs from industry experts. The report covers the market landscape and its growth prospects over the coming years. The report also includes a discussion of the key vendors operating in this market. The latest trend gaining momentum in the market is the emergence of IoT. IoT can be defined as a network of physical objects or things embedded with electronics, software, sensors, and network connectivity. IoT involves M2M communication that enables devices to exchange information and act upon information, thereby eliminating the need for human-to-computer or human-to-human interactions. According to the report, one of the major drivers for this market is smaller die sizes. A wafer is diced into a number of pieces, and each piece is called a die. A die is a semiconductor material on which a circuit is fabricated. To cut down on costs, vendors are opting for die shrinking. Die shrinking is a process in which an identical circuit is designed using an advanced fabrication process. The process involves the production of many dies from the same wafer, thereby decreasing the cost per product. Further, the report states that one of the major factors hindering the growth of this market is the challenges associated with 10-nm FD-SOI design. Most of the foundry customers are scaling below 28-nm FD-SOI, which makes the process more expensive and difficult. The lithography wavelength is at its peak at 20 nm. Nodes below 20 nm require double patterning, leading to an increase in wafer cost that impacts the overall chip cost. Key vendors
Other prominent vendors
Key Topics Covered: Part 01:Executive summary Media Contact: Research and Markets |